Multi-writer distributed atomic registers are at the heart of a large number of distributed algorithms. While enjoying the benefits of atomicity, researchers further explore fast implementations of atomic reigsters which are optimal in terms of data access latency. Though it is proved that multi-writer atomic register implementations are impossible when both read and write are required to be fast, it is still open whether implementations are impossible when only write or read is required to be fast. This work proves the impossibility of fast write implementations based on a series of chain arguments among indistiguishable executions. We also show the necessary and sufficient condition for fast read implementations by extending the results in the single-writer case. This work completes a series of studies on fast implementations of distributed atomic registers.
Introduction
Distributed storage systems employ replication to improve performance by routing data queries to data replicas nearby [15, 2] . System reliability is also improved due to the redundancy of data. However, data replication is constrained by the intrinsic problem of maintaining data consistency among different replicas [22] . The data consistency model acts as the "contract" between the developer and the storage system. Only with this contract can the developers reason about and program over the logical data items which actually exist as multiple replicas [21, 9] .
Atomicity is a strong consistency model [16] . It allows concurrent processes to access multiple replicas of logically the same data item, as if they were accessing one data item in a sequential manner. This abstraction, usually named an atomic register, is fundamental in distributed computing and is at the heart of a large number of distributed algorithms [5, 19] . Though the atomicity model greatly simplifies the development of upper-layer programs, it induces longer data access latency. The latency of read and write operations is mainly decided by the number of round-trips of communications between the reading and writing clients and the server replicas. In the single-writer case, the read operation on an atomic register needs two round-trips of communications [5] . In the multi-writer case, both write and read operations need two round-trips of communications [19, 4] .
In distributed systems, user-perceived latency is widely regarded as the most critical factor for a large class of applications [18, 20, 15, 1, 2] . While enjoying the benefits of atomicity, researchers further explore whether we can develop fast implementations for atomic registers. Since two round-trips are sufficient to achieve atomicity, fast implementation means one round-trip of Table 1 : Overview of contributions. Design space Impossibility Implementation W2R2 [19] t [12] W ≥ 2, R ≥ 2, t ≥ 1 ∅ communication, which is obviously optimal. In the single-writer case, it is proved that when the number of reading clients exceeds certain bound, fast read is impossible [12] . In the multi-writer case, it is proved impossible when both read and write are required to be fast [12] . This leaves an important open problem when examining the design space of fast implementations of multi-writer atomic registers in a fine-grained manner. Specifically, we denote fast write implementations as W1R2, meaning that the write operation finishes in one round-trip, while the read operation finishes in two round-trips. Similarly, we denote fast read implementations as W2R1 and fast read-write implementations as W1R1. Existing work only proves that fast readwrite (W1R1) implementations are impossible. It is still open whether fast write (W1R2) and fast read (W2R1) are impossible. This impossibility result (yet to be proved) underlies the common practice of quorum-replicated storage system design: when read or write is required to finish in one round-trip, weak consistency has to be accepted [15] .
This work thoroughly explores the design space for fast implementations of multi-writer atomic registers. Specifically, For fast write (W1R2) implementations, we prove that it is impossible to achieve atomicity. The impossibility proof is mainly based on the chain argument to construct the indistinguishability between executions. Unlike the W1R1 case, the chain argument for W1R2 implementations faces two severe challenges:
1. (Section 3) Since the read operation has one more round-trip (compared to the W1R1 case) to discover differences between executions, it is more difficult to construct the indistinguishability we need for the impossibility proof. To this end, we combine three consecutive rounds of chain arguments, in order to hide the differences in the executions from the 2-round-trip read operations.
(Section 4)
The first round-trip of a read operation might update information on the servers, thus potentially affecting the return values of other read operations. The effect from the first round-trip of read operations may also break the indistinguishability we try to construct.
To this end, we use sieve-based construction of executions to eliminate the effect of the first round-trip of a read operation.
The impossibility proof for W1R2 implementations is the main contributions of this work. For W2R1 implementations, we prove the impossibility when R ≥ S t − 2. When R < S t − 2, we propose a W2R1 implementation. The proof and the algorithm design is an extension of the results of the single-writer case [12] . The contributions in this work completes a series of studies on fast implementation of distributed atomic registers. The contributions of this work in light of results in the existing work are outlined in Table 1 .
The rest of this work is organized as follows. In Section 2, we describe the preliminaries. Section 3 and Section 4 present the impossibility proof for W1R2 implementations. Section 5 outlines the impossibility proof and the algorithm design of W2R1 implementations. Section 6 discusses the related work. In Section 7, we conclude this work and discuss the future work.
Preliminaries
In this section, we first describe the system model and the definition of atomicity. Then we outline the algorithm schema for multi-writer atomic register implementations.
Atomic Register Emulation in Message-passing Systems
We basically adopt the system model used in [12] . Specifically, a replicated storage system considered in this work consists of three disjoint sets of processes:
• the set S sv of servers with cardinality S: S sv = {s 1 , s 2 , · · · , s S }.
• the set S rd of readers with cardinality R: S rd = {r 1 , r 2 , · · · , r R }.
• the set S wr of writers with cardinality W : S wr = {w 1 , w 2 , · · · , w W }.
The readers and the writers are also called clients. We are concerned of Multi-Writer Multi-Reader (MWMR) implementations. Thus we have W ≥ 2 and R ≥ 2. In a distributed message-passing system, we also have that S ≥ 2.
The clients and the servers communicate by message passing, via a bidirectional reliable communication channel, as shown in Fig. 1 . We assume the existence of a global clock, but the processes cannot access the global clock. An implementation A of a shared register is a collection of automata. Computation proceeds in steps of A. An execution is a finite sequences of steps of A. In any given execution, any number of readers and writers, and t out of S servers may crash. An atomic register is a distributed data structure that may be concurrently accessed by multiple clients, yet providing an "illusion of a sequential register" to the accessing processes. The atomic register provides two types of operations. Only a writer can invoke the write operation write(v), which stores v in the register. Only a reader can invoke the read operation read(), which returns the value stored. We define an execution of the clients accessing the shared register as a sequence of events where each event is either the invocation or the response of a read or write operation. Each event in the execution is tagged with a unique time from the global clock, and events appear in the execution in increasing order of their timestamps.
For execution σ, we can define the partial order between operations. Let O.s and O.f denote the timestamps of the invocation and the response events of operation O respectively. We define
holds. An execution σ is sequential if σ begins with an invocation, and each invocation is immediately followed by its matching response. An execution σ is well-formed if for each client p i , σ|p i (the subsequence of σ restricted on p i ) is sequential. Given the notations above, we can define atomicity: Definition 2.1. A shared register provides atomicity if, for each of its well-formed executions σ, there exists a permutation π of all operations in σ such that π is sequential and satisfies the following two requirements:
• [Read-from requirement] Each read returns the value written by the latest preceding write in π.
Algorithm Schema for Multi-writer Atomic Register Implementations
When studying fast implementations of multi-writer atomic registers, the critical operation we consider is the round-trip of communication between the client and the servers. In each round-trip, the client can collect useful information from servers via the query() API. The client can also send useful information to the servers via the update() API. Upon receiving a query() request, the server replies the client as required. Upon receiving an update() request, the server first stores data sent from the client. Then it can reply certain information if necessary, or it can simply reply an ACK. Exemplar implementations can be found in [5, 19, 4, 23] and in Appendix A.
Tuning the number of round-trips in emulation of a multi-writer atomic register, we have four possible types of implementations, as shown in Fig. 2 . They are slow read-write implementation (W2R2), fast write implementation (W1R2), fast read implementation (W2R1) and fast read-write implementation (W1R1). Fig. 2 can be viewed as the Hasse Diagram of the partial order among implementations. The partial order relation can be thought as providing stronger consistency guarantees or inducing less data access latency. 
Fast Write (W1R2): Chain Arguments for Impossibility Proof
We first present the impossibility proof for fast write (W1R2) implementations. Specifically, we prove the following theorem:
There is no fast write (W1R2) atomic register implementation.
This impossibility result is proved by chain argument [6] , which is also used to prove the impossibility of W1R1 implementations in [12] . The central issue in chain argument is to construct certain indistinguishability between executions. Compared to the impossibility proof of W1R1 implementations, the read operations now have one more round-trip. This "one more round-trip" imposes two critical challenges for constructing the indistinguishability:
1. Obtaining more information from the second round-trip, the read operations can now "beat" the indistinguishability constructed in the W1R1 case. In our proof, we add one more read operation and construct two more chains of executions, in order to obtain the indistinguishability even when facing two round-trips of read operations.
2. The first round-trip of a read operation might update certain information on some servers, thus possibly affecting the return values of other read operations. The effect of the first round-trip may also break the indistinguishability we plan to construct. To cope with this challenge, we propose the sieve-based construction of executions. We sieve all the servers and eliminate those which are affected by the first-round of a read operation. On the servers that remain after the sieving, we show that the chain argument can still be successfully conducted.
This section addresses the first challenge and presents the chain argument. In the following Section 4, we address the second challenge and discuss how to eliminate effects of the first round-trip.
Overview
It suffices to show the impossibility in a system where S ≥ 3 2 , W = 2, R = 2 and t = 1. In the proof, we use two write operations W 1 and W 2 (issued by writers w 1 and w 2 respectively) and two read operations R 1 and R 2 (issued by readers r 1 and r 2 respectively). Since t = 1, the read operation must be able to return when one server gives no response. When constructing an execution, we say one round-trip in an operation skips one server s, if the messages between the client and the server are delayed a sufficiently long period of time (e.g. until the rest of the execution has finished). If one round-trip of communication does not skip any server, we say it is skip-free.
In a chain argument, we will construct a chain of executions, where two consecutive executions in the chain differ only on one server. Since in two end executions of the chain the read operations return different values, there must be some "critical server". The change on the critical server results in the difference in the return values. We intentionally let the read operation skip the critical server. This will construct the indistinguishability we need (as detailed in Section 3.2).
In a chain argument, we may also utilize the relation between operations to construct the indistinguishability (as detailed in Section 3.4). Specifically, one operation cannot notice the differences in executions after it has finished. Moreover, the operation cannot notice the differences on one server if it skips this server.
The indistinguishability makes the read operation return the same value in two executions. However, construction of the chain of executions tells us that the two executions should return different values. This leads to contradiction. To beat the ability of the read operation to employ two round-trips of communications, we need to conduct a series of chain arguments. The proof will be presented in three phases, each phase constructing one chain, as shown in Fig. 3 . For the ease of presentation, we assume in the chain argument that the first round-trip of a read operation will not affect the return values of other read operations. In the following Section 4, we will explain how to lift this assumption.
Phase 1: Chain α and Critical Server s i 1
To construct chain α, we first construct the "head" and the "tail" executions:
2 In a replicated system, we have S ≥ 2. When S = 2 while t = 1, it is trivial to prove the impossibility. • Head execution α head consists of the following three non-concurrent operations: i) a skip-free W 1 = write(1), which proceeds ii) a skip-free W 2 = write(2), which proceeds iii) a skip-free R 1 = read(). Note that all servers receive the three operations in this order. In α head , R 1 returns 2 (as required by the definition of atomicity).
• Tail execution α tail consists of the same three non-concurrent operations, but the temporal order is W 2 , W 1 and R 1 . In α tail , R 1 returns 1.
Let α 0 = α head . From α 0 we construct α 1 , the next execution in the chain, as follows. Execution α 1 is identical to α 0 except that server s 1 receives W 2 first, and then W 1 and R 1 . That is, we "swap" two write operations on s 1 and everything else is unchanged. Continuing this "swapping" process, we swap two write operations on s i in α i−1 and obtain α i , for all 1 ≤ i ≤ S. Thus we obtain chain α = (α 0 , α 1 , · · · , α S ). Note that R 1 cannot distinguish α S from α tail . Thus, R 1 returns 1 in α S , while it returns 2 in α 0 . Since R 1 returns different values in two ends of the chain, there must exist two consecutive executions α i 1 −1 and α i 1 (1 ≤ i 1 ≤ S), such that R 1 returns 2 in α i 1 −1 and returns 1 in α i 1 . Note that α i 1 −1 and α i 1 differ only on one "critical server" s i 1 , i.e., s i 1 receives W 1 first in α i 1 −1 , and receives W 2 first in α i 1 . This critical server s i 1 will be intentionally skipped to obtain indistinguishability, when constructing chain β in Phase 2 below.
Phase 2: Chain β Derived from Chain β and Chain β
In Phase 2 of our proof, we basically append the second read operation R 2 to executions in chain α and obtain chain β. We actually construct two candidate chains β and β , and modify one of them to get chain β, depending on what the return value of R 2 is. Chain β and β stem from execution α i 1 −1 and α i 1 respectively, i.e. two executions pertained to the critical change on the critical server.
Since the read operations consist of two round-trips, we denote the two round-trips of read operation R i as R (1) i and R (2) i (i = 1, 2). We extend execution α i 1 −1 with the second read operation R 2 . We interleave the round-trips of R 1 and R 2 as follows: the four round-trips are non-concurrent and the temporal order is R Fig.  3 . This execution is named β head = β 0 . To construct chain β , we will swap R (2) 1 and R (2) 2 on one server a time. Specifically, for 1 ≤ i ≤ S, β i is the same with β i−1 , except that server s i receives
2 first in β i . The last execution of the chain is β tail = β S . We then extend execution α i 1 in the same way, and get β head = β 0 . We also do the swapping in the same way and get executions β 1 , β 2 , · · · , β S . The only difference between chain β and β is that, chain β stems from execution α i 1 −1 , while chain β stems from α i 1 . Thus, R 1 returns 2 in chain β , while returning 1 in chain β . This is because, the return value of R 1 is decided by executions α i 1 −1 and α i 1 . Appending the read operation R 2 should not change the return value of an existing read, as required by the definition of atomicity.
The only server which can tell the difference between β and β is s i 1 , the critical server in chain α. Now we modify tail executions β tail and β tail , in order to obtain the indistinguishability we need. In both tail executions β tail and β tail , we let R 2 (both round-trips) skip server s i 1 . Thus the (modified) β tail and β tail are indistinguishable to R 2 , and R 2 returns the same value in both modified tail executions.
To construct chain β, we must start from either β or β , and revise the chosen candidate chain into chain β. The criteria for choosing a chain is that the candidate chain must enable us to make the read operations in the two end executions β 0 and β S have different return values. Without loss of generality, we assume that R 2 returns 1 in both β tail and β tail (modified, with R 2 skipping s i 1 ). In β 0 , since R 1 returns 2, according to the definition of atomicity, we have that R 2 must also return 2 in β 0 . Thus, we choose chain β .
We modify chain β to obtain chain β as follows. For every execution in chain β , we let R 2 (both round-trips) skip s i 1 and obtain every corresponding execution in chain β. That is, R 2 in chain β is skip-free while R 2 in chain β skips s i 1 (if R 2 returns 2 in both modified β tail and β tail , we will choose to revise chain β , and obtain chain β in the same way). Chain β servers as the basis for construction of chain γ and Z in Phase 3 of our proof.
Phase 3: Zigzag Chain Z Combining Chain β and γ
Given chain β, we have that R 1 and R 2 both return 2 in β 0 , while both read operations return 1 in β S . Now in Phase 3, we will first construct chain γ = (γ 0 , γ 1 , · · · , γ S−1 ). Then we combine chain β and γ, and obtain the zigzag chain Z, as shown in Fig. 3 .
For any two executions θ and θ from chain β and γ, we define an equivalence relation: θ ≈ θ when R 1 and R 2 return the same value in both θ and θ . Note that R 1 and R 2 must return the same value in one execution, as required by the definition of atomicity. We will prove that all executions in chain Z are connected by the '≈' relation, i.e.,
According to our construction in Phase 1 and 2, we have that β 0 ≈ β S . This leads to contradiction.
We first construct the horizontal links in chain Z, i.e., ∀0 ≤ k ≤ S − 1, β k ≈ γ k in Section 3.4.1. Then we construct the diagonal links, i.e., ∀0 ≤ k ≤ S − 1, β k+1 ≈ γ k in Section 3.4.2.
Horizontal link from β k to γ k
We first construct execution γ k from β k (0 ≤ k ≤ S − 1). The construction process implies that β k ≈ γ k . The key behind the process is still constructing certain indistinguishability. When constructing γ i , we need to utilize two sources of indistinguishability:
2 on some server s x , and we change the action of R
1 will not notice the change.
When R
(2) 2 skips s x , and we change the action of R 1 on s x , R 2 will not notice the change.
The construction is shown in Fig. 4 and Fig. 5 , from the reader's view and the server's view respectively. Before the construction of γ k , we need to review the characteristics of all executions in chain β. For every execution β k (0 ≤ k ≤ S), operation R 1 (both round-trips) is skip-free, while R 2 (both round-trips) skips exactly one server s i 1 (the critical server obtained from chain α, see Section 3.2). In the construction of γ k , we will change the server R (2) 2 skips. We will also let R No other modifications will be made to β k . Also note that starting from β 0 , for k = 1, 2, · · · , S, we do the swapping in s k and obtain execution β k . That is, for β k , s k+1 see R
1 and then R From β k , we will create γ k as follows. In construction of γ k , we only modify R (2) 1 and R (2) 2 , i.e., the first round-trips of both operations are unchanged. In β k , the swapping takes place on s k and we will pick the first not-swapped server, i.e., s k+1 . Server s k+1 finishes R
We create a temporary execution temp k which is the same as β k except that R (2) 2 skips s k+1 and does not skip s i 1 . The only two servers affected are s k+1 and s i 1 . Note that here we assume that k + 1 = i 1 . The case k + 1 = i 1 (which is actually simpler) will be discussed separately below. For the two servers affected, we verify the indistinguishability for R 1 (see Fig. 5 ):
• For s k+1 , R 1 cannot see any difference since R 1 finishes first.
Thus R 1 cannot distinguish β k and temp k and R 1 will return the same value in both executions (see Fig. 4 ). As required by the definition of atomicity, R 2 will return the same value with R 1 , thus returning the same value in both executions. This gives us that β k ≈ temp k . Now we create execution γ k which is the same with temp k except that R
1 skips s k+1 (note that in β k and temp k , R
1 is skip-free). The only change takes place on s k+1 . Since R
2 skips s k+1 in both temp k and γ k , R 2 cannot distinguish temp k from γ k . Thus we have that R 2 will return the same value in temp k and γ k (see Fig. 4 ). Also as required by the definition of atomicity, R 1 will return the same value in both executions. This gives us temp k ≈ γ k .
Finally, combining the two links above (see Fig. 4 and Fig. 5 ), we have β k ≈ γ k . Here note that since R
2 skips s k+1 , it seems unnecessary for R 1 to skip s k+1 in γ k . For the proof till now, it is indeed unnecessary. However, we need to let R 1 skip s k+1 here, in order to construct the diagonal link between β k+1 and γ k later in the following Section 3.4.2.
In the proof above, we left out the case k + 1 = i 1 , which is discussed here. When k + 1 = i 1 , we create γ k as follows. In β k , s k+1 only receives R 
2 skips s k+1 , R 2 cannot distinguish β k from γ k and will return the same value. As required by the definition of atomicity, R 1 will also return the same value in β k and γ k . Thus we still have β k ≈ γ k when k + 1 = i 1 .
Diagonal link from β k+1 to γ k
Now we construct the diagonal link. We will create from β k+1 executions temp k and γ k (0 ≤ k ≤ S − 1). The construction is principally the same with the construction of the horizontal link. We need to show that β k+1 ≈ temp k ≈ γ k . As for γ k and γ k , the actions on all servers, together with the order among operations, are the same. It is straightforward to verify that γ k ≈ γ k (so we do not show γ k in Phase 3 in Fig. 3 ). Thus we can obtain the diagonal link, meaning that β k+1 ≈ γ k . Now we explain construction of the diagonal link in detail.
First note that in β k+1 , the "swapping" (see Section 3.3) takes place in s k+1 . Thus s k+1 sees R 
1 . We create execution temp k which is the same as β k+1 , except that R (2) 1 skips s k+1 . The only difference between temp k and β k+1 is on s k+1 . Since R
2 finishes first on s k+1 , we have that R 2 can not distinguish β k+1 from temp i , as shown in Fig. 6 . So R 2 will return the same value in β k+1 and temp k . As required by the definition of atomicity, R 1 will also return the same value in β k+1 and temp k . Thus we have β k+1 ≈ temp k . The construction from the server's view is shown in Fig. 7 . Now we construct execution γ k , which is the same as temp k except that R
2 skips s k+1 and does not skip s i 1 (see Fig. 7 ). Similar to the horizontal link case, here we assume that k + 1 = i i . We will discuss the simpler case k + 1 = i 1 below. We need to show that R 1 cannot distinguish temp k from γ k . The differences concern two servers s k+1 and s i 1 :
• As for s k+1 , since R
1 skips s k+1 , R 1 will not see the difference that R
2 skips s k+1 .
• As for s i 1 , now we add R
2 back on s i 1 . We can add R 
1 on s i 1 . Thus R 1 finishes first on s i 1 , not being able to distinguish temp k from γ k .
Thus we have that R 1 returns the same value in temp k and γ k . As required by the definition of atomicity, R 2 will also return the same value in both executions. This gives us that temp k ≈ γ k .
It is straightforward to check that behaviors of R 1 and R 2 on every server, as well as the order among operations, in γ i and γ i are the same. Thus we have γ i ≈ γ i . Note that here we can see the importance of the seemingly unnecessary action from temp k to γ k (in Section 3.4.1): letting R
1 skip s k+1 . The "unnecessary" skipping of R
1 in the horizontal link helps us make γ k and γ k behave principally in the same way. Finally, this gives us β k+1 ≈ γ k .
There is still the case k + 1 = i 1 left, which is also simpler. We create γ k as follows. In β k+1 , s k+1 only receives R
1 . Let R
1 skip s k+1 , and we will get γ i . Since R 2 skips s k+1 , R 2 cannot distinguish β k+1 from γ k and will return the same value. As required by the definition of atomicity, R 1 will return the same value in β k+1 and γ k too. Thus we still have β k+1 ≈ γ k .
All the horizontal and diagonal links finally connects β 0 and β S , meaning that R 1 and R 2 return the same value in both executions. However, according to our construction of the chains, R 1 and R 2 return different values in β 0 and β S . This leads to contradiction, which finishes our impossibility proof.
Fast Write (W1R2): Sieve-based Construction of Executions
Informally speaking, it is reasonable to think that the first round-trip of a read operation should not change the information stored on the servers, thus being not able to affect the return values of other read operations. It is because in the first round-trip, the reader knows nothing about what happens on the servers and other clients. It should not "blindly" affect the serves.
Following the intuition above, we prove that in our chain argument in Section 3, if R
2 affects certain servers, such affected servers cannot change the return values of R 1 . Thus we sieve all the servers and only those which actually decide the return values of R 1 remain. We restrict our chain argument in Section 3 to the remaining servers and can still obtain the contradiction.
Before sieving the servers, we need an abstract model which can capture the essence of the interaction between clients and servers in W1R2 implementations. Only with this abstract model can we discuss what the effect is when we say that the server is affected by the first round-trip of a read. In analogy, the role of this abstract model is like that of the decision-tree model, which is used to derive the lower bound of time complexity for comparison-based sorting algorithms [11] . We name this model the crucial-info model and present it in Section 4.1. With the crucial-info model, we discuss in Section 4.2 how we can eliminate the servers which have no effect on the return values of read operations. We further explain how our chain argument can be successfully conducted on servers that remain.
The Crucial-Info Model
We first present the full-info model, which is the basis for presenting the crucial-info model. When considering an atomic register implementation, we only care about the number of round-trips to complete a read or write operation. To this end, we use a full-info model, where the server is designed as an append-only log. The server just append everything it receives from the writers and readers in its log (never deleting any information). The clients can send arbitrary information to the servers. The clients can also arbitrarily modify the information stored on the servers. The server itself and the clients can always check the log to decide what data the server holds in any moment in the execution.
When the client queries information from the server, the server just replies the client with all the log it currently has. When the client obtains the full-info logs from multiple servers, it derives from the logs what to do next, .e.g. deciding a return value or issuing another round-trip of communication. Since we only care about the number of round-trips required in an implementation, we assume that the communication channel has sufficient bandwidth and the clients and servers have sufficient computing power. Implementations following this model are called full-info implementations.
This full-info model is for the theoretical analysis on the lower bound of round-trips. Obviously, full-info implementations can be optimized to obtain practically efficient implementations (in terms of bandwidth usage as well as time and space complexity of local computations). Since no imple-mentation will use less round-trips than the full-info implementation, we only need to prove that there is no W1R2 full-info implementation of the atomic register.
Based on the full-info model, we can refine certain crucial information the servers must maintain. Such crucial information must be stored, modified and disseminated among the clients and the servers, as long as the implementation is a correct atomic register implementation. Specifically, in the executions constructed in our impossibility proof (Section 3), when the writer writes the value "1" to the servers, the server must store the crucial information "1". Besides this crucial information, the server can store any auxiliary information it needs, but we are not concerned of such non-crucial information. In analogy, in comparison-based sorting, we only record which elements are compared and what the results are in the decision tree. Other information is not of our concern when deriving the lower bound of the time complexity of comparison-based sorting.
When two writers write "1" and "2", no matter what the temporal relation between the two write operations is, the server receives the crucial information in certain total order, and we store this crucial information as "12" or "21". In order to determine the return value, the reader collects the crucial information "12" or "21" from no less than S − t servers. According to the definition of atomicity, the reader needs to infer the temporal relation between the two write operations W 1 and W 2 . Then it can decide the return value. In executions we construct in our proof, the only possible relations between W 1 and W 2 are:
In the executions in chain α, β, γ and Z, there are two essential cases for the reader to decide a return value:
• If the reader cannot differentiate R1 (or R3) from R2, then it must return 2 (or 1).
• If two readers both see R2, they need to coordinate (through the servers) to make sure that they decide the same return value.
In other cases, the reader can obviously decide what it should return. Note that we only have client-server interaction, i.e., the servers do not communicate with other servers and the clients do not communicate with other clients. Given the crucial-info model, we can now describe how the first round-trip of a read operation R
must change the crucial information on some servers, while such modified crucial information is obtained by R j . Note that R j may be affected (i.e., the indistinguishability is broken) since the crucial information it obtains from the servers changes, but R j could still decide the same return value even if the crucial information has changed.
In the executions in our proof, the reader only needs to derive the temporal relation between W 1 and W 2 . The only crucial information that can be stored on the server is the temporal order between W 1 and W 2 the server sees. The possible values of the crucial information on the server are "12" and "21". The first round-trip of the reader can only affect the server by changing the crucial information from "12" to "21" or vise versa, as long as the implementation correctly guarantees atomicity.
Given the crucial-info model, we can explain how we sieve the serves, as well as how the chain argument can be successfully conducted after the affected servers are eliminated.
Eliminating the Affected Servers
We conduct the sieving when we append R (1) 2 to executions in chain α = (α 0 , α 1 , · · · , α S ). From α 0 , we append the second read operation R 2 , and discuss the effect of R (1) 2 on the return value of R 1 . Now we have three non-concurrent round-trips R 2 may affect (the crucial information on) some servers and may potentially affect the return value of R 1 (more specifically, R
1 ), thus breaking the indistinguishability we try to construct. Considering the effect of R (1) 2 , we partition all servers S sv into two subsets S 1 and S 2 , as shown in Fig. 8 . Set S 1 contains all servers whose crucial information is affected by R (1) 2 , while S 2 contains all servers whose crucial information is not affected. Without loss of generality, we let S 2 = {s 1 , s 2 , · · · , s x } and S 1 = {s x+1 , s x+2 , · · · , s S }. According to our construction of α 0 , every server in S 2 contains crucial information "12". At first, the crucial information stored on servers in S 1 is also "12". According to the crucial-info model, the only effect on the server which can affect the return value of read operations is changing this "12" to "21". So after servers in S 1 are affected by R (1) 2 , their crucial info is changed from "12" to "21". We denote this execution where servers in S 1 are affected by R (1) 2 asα 0 . Inα 0 , we have that R 1 must return 2. It is because W 1 precedes W 2 by construction, and in any correct atomic register implementation, read operations after W 2 should return 2. Whatever the effect of R (1) 2 is, it should not prevent R 1 from returning 2. For the chain argument, we need to construct the other end of the chain. We still do the swapping one server a time. Executionα i is the same withα i−1 except for s i , for 1 ≤ i ≤ x. The crucial information on s i is "12" inα i−1 , while the crucial information on s i is "21" inα i . We do the swapping one server a time for all servers in S 2 . The tail execution of chain isα tail =α x , as shown in Fig. 8 . Note that the chain becomes "shorter". Servers in S 1 are unchanged, in all executionsα 0 ,α 1 , · · · ,α x . Now we describe the sieving process to eliminate servers in S 1 from our chain argument. As for executionα x , consider the servers in S 1 . They do the computation the same way they do in α 0 , i.e., they first contain crucial info "12", then is affected by R (1) 2 and change their crucial info to "21". Note that the effect of R (1) 2 is "blind" effect because it does not obtain any information from the outside world first. The servers in S 1 and the reader r 2 of round-trip R (1) 2 will not differentiatê α x fromα 0 . Thus all servers in S 1 behave the same way in both executions, and they will have crucial info "21".
As for servers in S 2 inα x , after W 1 and W 2 , all servers in S 2 have crucial information "21". This crucial information should remain "21" after R 
2 . Assume for contradiction that the crucial information on some server s y in S 2 has been affected by R 
2 , and is changed from "21" to "12". Combining the behavior of s y in bothα 0 andα x , we find that s y always end with crucial information "12" after R 
2 , no matter what the write operations write on the servers. Such servers obviously cannot decide the return value of R 1 and can be safely eliminated. So we can assume that all servers in S 2 inα x have crucial information "21" after R In this way, R 1 will see all servers have crucial info "21" inα x , and R 1 must return 1 in execution α x . We thus obtain the key property required for the chain argument: in two end executions of the chainα = (α 0 ,α 1 , · · ·α x ), R 1 return different values. Note that the length of the chain will not affect our chain argument in Section 3, as long as we have enough servers left for the chain argument. Operation R 1 uses crucial information only from servers in S 2 . Crucial information on servers in S 1 have been affected, and the change in this crucial information will not affect that R 1 returns 2. Since t = 1 and servers in S 2 can enable a correct atomic register implementation (we have this assumption to derive the contradiction), we have at least 3 servers in S 2 .
Another threat to clarify is that when constructing chain β , β and β, the chains are based on the swapping among all servers, i.e., chain β , β and β all have length S + 1 even after the sieving. That is to say, the sieving is only conducted on executions in chain α, in order to obtain the critical server s i 1 . This raises the potential threat that when constructing β 0 , β 1 , · · · , β S , what happens if R (1) 1 affects the return value of R 2 . Observe that in our proof, we only use the fact that, when R 2 (both round-trips) skips s i 1 in executions β S and β S , R 2 returns the same value. This means that, no matter what the effect of R (1) 1 is, R 2 still returns the same values in both β S and β S , as long as the critical server is skipped. Thus our chain argument can successfully go on as in Section 3. 
Fast Read (W2R1): Impossibility and Implementation
In this section, we discuss the impossibility and implementation of fast read (W2R1) multi-writer atomic registers. The necessary and sufficient condition of a W2R1 implementation is R < S t − 2, which is the same with that of the single-writer case [12] . The impossibility proof and the algorithm design are also obtained by extending their counterparts in the single-writer case.
Impossibility when R ≥ S t − 2
We need to prove that it is impossible to obtain a W2R1 implementation when R ≥ S t − 2 in the multi-writer case. It is sufficient to prove that, even there is only one writer and this single writer can employ two round-trips, W2R1 implementations are still impossible.
The proof in the single writer-case does not depend on how many round-trips a write operation has. When we change all write operations in the impossibility proof in the single-writer case to two round-trips, we let the two round-trips of a write operation take place consecutively and precede all other operations, as shown in Fig. 9 . The rest of the impossibility proof is not affected. 
Implementation when R < S t − 2
We derive the W2R1 implementation from the single-writer W1R1 implementation in [12] . Our implementation is inspired by how multiple writers are handled in the W2R2 implementation [19] , which can also be viewed as an derivation from the single-writer W1R2 implementation [5] .
The key change in the design of a multi-writer implementation is that we use (ts, w i ) to denote one value. Here w i is the writer ID and ts is the version number denoting one value written by w i . Assuming that the writer IDs are totally ordered, we can thus order all the values from multiple writers using the lexicographical order when we have equal ts values.
The order among write values is further strengthened by the two round-trip write algorithm. Specifically, before writing a value, the writer first queries all the servers and calculates the maxT S in its first round-trip. Then the writer updates value (maxT S + 1, w i ) to all servers in the second round-trip. The two-round-trip write algorithm guarantees that when write operations have the same ts value, they must be concurrent.
As for the the single round-trip read operations, the reader first obtains multiple values from the servers. It also uses the admissible(·) predicate (defined in the single-writer algorithm in [12] ) to test all the values obtained. Since there are multiple writers, the reader may obtain multiple admissible values and need to return one of them. Since all the values are totally ordered, we simply let the reader return the largest admissible value. That is, when the reader needs to choose from equal ts values, it just chooses the ts value with the largest writer ID.
One potential threat to the correctness of our algorithm is that in the single-writer case, all values are totally ordered on one single-writer and it is trivial to choose the more up-to-date value. However in the multi-writer case, the two round-trip algorithm can order non-concurrent write operations from different writers. But for the concurrent writes, we can only use the (somewhat arbitrary) order among writer IDs. We need to prove that using the writer ID order will not comprise the correctness of our implementation.
Specifically, for two read operations R 1 preceding R 2 , the admissible(·) predicate guarantees that S ad (R 1 ) ⊆ S ad (R 2 ) [12] . Here S ad (R i ) (i = 1, 2) denotes the set of admissible values on R i . Denote the return values of R 1 and R 2 as val 1 = max(S ad (R 1 )) and val 2 = max(S ad (R 1 )) respectively. The potential threat to our multi-writer implementation is that R 2 chooses a new return value only due to the difference in writer ID while the ts values are the same. Specifically, assume that val 2 = val 1 , but val 2 .ts = val 1 .ts and val 2 .wid > val 1 .wid. Since val 2 ∈ S ad (r 1 ) (or R 1 and R 2 will choose the same return value), we have that val 2 is not admissible in R 1 's view, but val 2 is admissible in R 2 's view. This ensures that R 1 must be concurrent with W 2 (let W i denote the write operation of val i for i = 1, 2). Thus we have W 1 , R 1 , W 2 , R 2 is a correct permutation of these operations as required by the definition of atomicity. This ensures that the return value of R 2 is correct.
For other cases, the correctness proof of our W2R1 implementation is principally the same with that of the W1R1 implementation in [12] . We present our W2R1 implementation and its detailed proof of correctness in Appendix A.
Note that impossibility results in the crash failure model directly imply impossibility in the Byzantine failure model. However, for our W2R1 implementation, we can further study whether it can be extended to further tolerate Byzantine failures. The extension is principally the same with that in the single-writer case, as detailed in [12] . We thus omit detailed discussions here.
Related Work
Atomic register is a primary construct for concurrent programming over shared-memory machines [16] . With the technical and commercial success of distributed cloud-storage systems, atomic register also becomes a primary programming abstraction in message-passing systems [10] . Implementations of the distributed atomic register abstraction are presented in [5] and [19] , for the single-and multi-writer cases respectively. The importance of low latency data access in distributed storage systems further motivates the study of fast implementations of distributed atomic registers. Fast implementation in the single-writer case is studied in [12] , where the sufficient and necessary condition for fast implementation is derived. As for the multi-writer case, only impossibility for fast read-write implementations is presented. When examined in a finer granularity, it is still open whether fast implementations are possible when only read or write are required to be fast. This work completes this series of study on fast implementations of distributed atomic registers. Impossibility proof for fast write implementations is presented, and necessary and sufficient condition for fast read implementations is derived.
Our impossibility proof for fast write implementations are inspired by the classical result in a shared-memory setting that "atomic reads must write" [16, 17, 7] . The CAP theorem [8, 13] and the PARCELC tradeoff [3] in distributed systems also inspire us to prove the impossibility of fast (low latency, strongly consistent and fault-tolerant) implementations. The study on atomic register implementations on the Oh-RAM model is closely related to our work [14] . Both works use chain arguments [6] to prove the impossibility. The main difference lies in the system model. In the Oh-RAM model, servers are allowed to exchange messages , while in our client-server model, we only model communications between the client and the server. We derive our system model from the existing work [5, 19, 4, 12] , as well as from our study of popular distributed storage systems [15, 1, 2] .
Conclusion and Future Work
In this work, we study fast write and fast read implementations of multi-writer atomic registers. For fast write implementations, we come up with the impossibility proof, which is based on a threephase chain argument. For fast read implementations, we provide the necessary and sufficient condition for fast implementations, by extending the result of the single-writer case.
In our future work, we will study fast implementations for multi-writer atomic registers from a different perspective. Specifically, we will fix fast implementations in the first place, and then quantify how much data inconsistency will be introduced when strictly guaranteeing atomicity is impossible. We also plan to introduce knowledge calculus to reason about quorum-based distributed algorithms at a high-level of abstraction. Moreover, formal specification and verification techniques will be employed to facilitate our development of quorum-based distributed algorithms.
A Correctness Proof of the W2R1 Implementation

A.1 Definitions
An execution satisfies atomicity if for every history H of any of it there is a history H that completes H and H satisfies the properties below. Let Π be the set of all operations in H. There is an irreflexive partial ordering ≺ π of all the operations in H such that (A1) if op 1 precedes op 2 in H, then it is not the case that op 2 ≺ π op 1 ; (A2) if op 1 is a write operation in Π and op 2 is any other operation(including other write operation) in Π, then either op 2 ≺ π op 1 or op 1 ≺ π op 2 in Π; and (A3) the value returned by each read operation is the value written by the last preceding write operation according to ≺ π .
In a given execution, we denote by wr k,i the write that is preceded by exactly the write with ts = k by the writer w i in the execution (note that wr 0,⊥ is not invoked by the writer). Then we say that an operation op returns a value (k, w i ), if (a) op is wr k,i , or (b) op is a read that returns the value stored by wr k,i .
For two values (ts 1 , w i ) and (ts 2 , w j ), we say (ts 1 , w i ) < (ts 2 , w j ) if and only if (ts 1 < ts 2 )∨(ts 1 = ts 2 ∧ w i < w j ). Consider a relation ≺ π such that op 1 ≺ π op 2 if and only if the value returned by op 1 is smaller than the value returned by op 2 . Then it is straightforward to show that the ≺ π is a partial ordering that satisfies properties A1 -A3 if the following properties are satisfied: (MWA0) Let wr and wr be two different write operations, and v 1 (resp., v 2 ) is the value that wr (resp., wr ) writes (note that v 1 = v 2 ). If wr ≺ σ wr , then v 1 < v 2 . (MWA1) If a read returns, it returns a nonnegative timestamp and a wid of the writer proposing the timestamp. (MWA2) If a read rd returns value (l, w j ) and rd follows write wr k,i , then (l, w j ) ≥ (k, w i ). (MWA3) If a read rd returns value (k, w i ), then rd does not precede wr k,i . (MWA4) If reads rd 1 and rd 2 return value (k, w i ) and (l, w j ), respectively, and if rd 2 follows rd 1 , then (l, w j ) ≥ (k, w i ).
A.2 Implementation and Correctness of Algorithm 1 and 2
In [12] , there is a W1R1 atomic register implementation for the single-writer case. We use this implementation for reference and extend it to a W2R1 implementation, as shown in Algorithm 1 and 2. Since Algorithm 1 and 2 largely reuse the implementation in [12] , we only give the pseudo code and do not explain them in detail. Now we prove the correctness of Algorithm 1 and 2. Our proof also largely reuses the proof in [12] .
To prove that Algorihtm 1 and 2 implement an atomic register, it suffices to prove MWA0-MWA4. In the proof, we use the following notations. Definition 6 Σ op,v,a denotes the set of servers that sent messages in µ op,v,a . We start with several simple observations that we use in the rest of the proof.
Lemma 0 (MWA0) Let wr and wr be two different write operations, and v 1 (resp., v 2 ) is the value that wr (resp., wr ) writes (note that v 1 = v 2 ). If wr ≺ σ wr , then v 1 < v 2 .
Proof. The lemma trivially holds by the definition of value.
Lemma 1 If a server gets variable x at time T , then the server send all ACK with x after time T .
Proof. The lemma is proved by trivial server code inspection.
Lemma 2 Read operation rd may only return a value whose timestamp is either maxT S rd or maxT S rd − 1.
Proof. rd will get maxV rd = k in several servers. Since wr k,i starting proposing maxV rd , w i must have finished proposing (k − 1, w i ). So (k − 1, w i ) will be admissible, and rd will return a value larger than (k − 1, w i ).
Lemma 3 maxV old rd is admissible in rd. Proof. Recall that maxV old rd denotes the value sent in read message in rd (line 19 in Algorithm 1). By lines 21 in Algorithm 1, every READACK message received by a reader in rd from some server s j has value maxV old rd . Hence, maxT S rd ≥ maxT S old rd . Since Σ op = S − t, so maxV old rd is admissible with degree a = 1 in rd.
Using these several simple observations, we can first prove MWR1 and MWR2.
Lemma 4 (MWA1) If a read returns, it returns a value with nonnegative timestamp. Proof. To prove the lemma, it is sufficient to show that there is no read rd in which maxT S old rd < 0 (then the lemma follows from Lemma 3).
To see this, assume by contradiction that there is a read rd by reader r i in which maxT S old rd < 0. By lines 17 in Algorithm 1, this is not the first read by r i , i.e., there is a read rd by r i that (immediately) precedes r i such that maxT S rd < 0, i.e., S − t servers sent READACK messages in rd with ts < 0. However, since server timestamps are initialized to 0, this contradicts Lemma 2.
by Lemma 10 and the definition of predicate admissible, we have that v is admissible in rd 2 with degree a + 1.
(ii) a = R + 1. Since |w, r 1 , · · · , r R | = R + 1 and | m∈µ rd 1 ,v,a m.updated| ≥ a = R + 1, we have r 2 ∈ m∈µ rd 1 ,v,a m.updated. By Lemma 9, Σ µ rd 1 ,v,a contains at least t + 1 servers. Let rd 2 be the last read by reader r 2 which precedes rd 1 . Since |Σ rd | = S − t, there is at least one server s k in Σ µ rd 1 ,v,a ∩ Σ rd 2 , such that the READACK message m sent by s k is received by r 2 in rd 2 . In the following paragraph, we show that m contains ret rd 1 .
By contradiction, assume m does not contain ret rd 1 . There is a read rd α by r 2 , such that rd α follows rd 2 and s k sends a READACK message m α to rd α , before s k sends m k ∈ µ rd 1 ,v,a , i.e., before rd 1 is invoked. Hence, rd 2 is not the last read by reader r 2 which precedes rd 1 -a contradiction.
Since m contains ret rd 1 and rd 2 follows rd 2 , it follows that r 2 in rd 2 sends read messages with value ≥ maxV alue rd 1 . So all servers in Σ rd 2 will send v to rd 2 , so v is admissible in rd 2 with degree a = 1.
Lemma 8 has the following important corollary, which is MWA4.
Corollary 2 (MWA4) If reads rd 1 and rd 2 return value (k, w i ) and (l, w j ), respectively, and if rd 2 follows rd 1 , then (l, w j ) ≥ (k, w i ).
The following 2 auxiliary lemmas are related to the predicate admissible and to the sizes of the relevant subsets of the set rcvM sg.
Lemma 9 If maxV rd v is admissible in rd with degree a, then Σ µ rd,v,a contains at least t + 1 servers.
Proof. By Definition 1 -6 and inequalities a ≤ R + 1 and R < S t − 2, we have |Σ µ rd,v,a | ≥ S − at > (R + 2)t − (R + 1)t = t.
Lemma 10 Assume that maxV rd is admissible with degree a ∈ [1, R+1] in some read rd and that a complete read rd follows rd. Then the number of servers in Σ µ rd,v,a ∩ Σ rd is at least S − (a + 1)t. Moreover, Σ µ rd,v,a ∩ Σ rd contains at least one server. Proof. Since |Σ µ rd,v,a | = |µ rd,v,a | ≥ S − at and |Σ rd | = S − t, it follows that Σ µ rd,v,a ∩ Σ rd ≥ S − (a + 1)t. Moreover, since a ∈ [1, R + 1] and t < S R+2 , we have S − (a + 1)t ≥ 1.
